IJCATR Volume 6 Issue 2

ASIC Design of Reversible Multiplier Using Adiabatic Technique

Minal Gholpe, Prasad Sangare
10.7753/IJCATR0602.1009
keywords : ASIC design

PDF
From past few decades, VLSI technology has been growing to the large extent. All credit for this goes to the increasing usage of integrated circuits for every embedded system, mobile technologies, computing systems, etc. Growth and use of technology has increased the thirst for low energy or power consumption. An Adiabatic approach is perfect solution for the designing of power and energy efficient designs. The word ‘Adiabatic’ is the change of state that occurs without the loss or gain of heat. Reversible computing performed on Toffoli gate having adiabatic design techniques promises more reduced in power consumption as compared to traditional adiabatic CMOS circuits. Tanner EDA tool is used for designing the schematic and analysis. S-EDIT is used to design the schematic and T-SPICE is used to Simulate and check the results of Power Dissipation. W-EDIT is used to display the simulation results in the form of waveform.
@artical{m622017ijcatr06021009,
Title = "ASIC Design of Reversible Multiplier Using Adiabatic Technique",
Journal ="International Journal of Computer Applications Technology and Research(IJCATR)",
Volume = "6",
Issue ="2",
Pages ="117 - 120",
Year = "2017",
Authors ="Minal Gholpe, Prasad Sangare"}