

An Efficient Reconfigurable Filter Design for Reducing Dynamic Power

Mohammed Harris.S
Sri Ramakrishna Engineering College,
Coimbatore, Tamil Nadu, India

Manikanda Babu C.S.
Sri Ramakrishna Engineering College,
Coimbatore, Tamil Nadu, India

Abstract - This paper presents an architectural view of designing a digital filter. The main idea is to design a reconfigurable filter for reducing dynamic power consumption. By considering the input variation's we reduce the order of the filter considering the coefficient are fixed. The filter is implemented using mentor graphics using TSMC .18um technology. The power consumption is decreased in the rate of 16% from the conventional model with a slight increase in area overhead. If the filter coefficients are fixed then the power can be reduced up to 18% and the area overhead can also be reduced from the reconfigurable architecture.

Key words— Low power digital filter, Reconfigurable filter.

1.INTRODUCTION

THE explosive growth in mobile computing and portable multimedia applications has increased the demand for low power digital signal processing (DSP) systems.

One of the most widely used operations performed in DSP is finite impulse response (FIR) filtering. The input-output relationship of the linear time invariant (LTI) FIR filter can be expressed as the following equation:

$$y(n) = \sum_{k=0}^{N-1} c_k x(n-k) \quad (1)$$

Where N represents the length of FIR filter, the kth coefficient, and the x(n-k) input data at time instant. In many applications, in order to achieve high spectral containment and/or noise attenuation, FIR filters with fairly large number of taps are necessary.

Many previous efforts for reducing power consumption of FIR filter generally focus on the optimization of the filter coefficients while maintaining a fixed filter order. In those approaches, FIR filter structures are simplified to add and shift operations, and minimizing the number of additions/subtractions is one of the main goals of the research. However, one of the drawbacks in those approaches is that once the filter architecture is decided, the

coefficients cannot be changed, those techniques are not applicable to the FIR filter with programmable coefficients.

Approximate signal processing techniques are also used for the design of low power digital filters. In [1], filter order dynamically varies according to the stop-band energy of the input signal. However, the approach suffers from slow filter-order adaptation time due to energy computations in the feedback mechanism. Previous studies in [2] show that sorting both the data samples and filter coefficients before the convolution operation has a desirable energy-quality characteristic of FIR filter. However, the overhead associated with the real-time sorting of incoming samples is too large.

In this paper, we propose a simple yet efficient low power reconfigurable FIR filter architecture, where the filter order can be dynamically changed depending on the amplitude of the filter inputs. In other words, when the data sample multiplied to the coefficient is so small as to mitigate the effect of partial sum in FIR filter, the multiplication operation can be simply cancelled. The filter performance degradation can be minimized by controlling the error bound as small as the quantization error or signal to noise power ratio (SNR) of given system. The primary goal of this work is to reduce the dynamic power of the FIR filter, and the main contributions are (1) A new reconfigurable FIR filter architecture with real-time input monitoring circuits is presented. Since the basic filter structure is not changed, it is applicable to the FIR filter with fixed coefficients or adaptive filters

The rest of the paper is organized as follows. In Section II, the basic idea of the proposed reconfigurable filter is described. Section III presents the reconfigurable fixed coefficient architecture and circuit techniques used to implement the filter.

2. RECONFIGURABLE FIR FILTERING TO TRADE OFF FILTER PERFORMANCE

In this section, we present direct form (DF) architecture of the reconfigurable FIR filter, which is shown in Fig. 1(a). In order to monitor the amplitudes of input samples and cancel the right multiplication operations, amplitude detector (AD) in Fig. 1(b) is used. When the absolute value of is smaller than the threshold x_{th} , the output of AD is set to “1”. The design of AD is dependent on the input threshold x_{th} , where the fan in’s of AND and OR gate are decided by x_{th} . If x_{th} and c_{th} have to be changed adaptively due to designer’s considerations, AD can be implemented using a simple comparator. Dynamic power consumption of CMOS logic gates is a strong function of the switching activities on the internal node capacitances.

In the proposed reconfigurable filter, if we turn off the multiplier by considering each of the input amplitude only, then, if the amplitude of input abruptly changes for every cycle, the multiplier will be turned on and off continuously, which incurs considerable switching activities. Multiplier control signal decision window (MCSD) in Fig. 1(a) is used to solve the switching problem. Using $ctrl$ signal generator inside MCSD, the number of input samples consecutively smaller than are counted and the multipliers are turned off only when consecutive input samples are smaller than. Here, means the size of MCSD [in Fig. 1(a), is equal to 2].

Fig. 2(a) shows the $ctrl$ signal generator design. As an input smaller than x_{th} comes in and AD output is set to “1”, the counter is counting up. When the counter reaches m , the $ctrl$ signal in the figure changes to “1”, which indicates that consecutive small inputs are monitored and the multipliers are ready to turn off. One additional m bit, in Fig. 2(a), is added and it is controlled by $ctrl$. The accompanies with input data all the way in the following flip-flops to indicate that the input sample is smaller than x_{th} and the multiplication can be cancelled when the c_{th} coefficient of the corresponding multiplier is also smaller than . Once the in_{cnt_in} signal is set inside MCSD, the signal does not change outside MCSD and holds the amplitude information of the input.

A delay component is added in front of the first tap for the synchronization between $x^*(n)$ and in Fig. 3(a) since one clock latency is needed due to the counter in MCSD. However, in the




Figure. 1(a)MCSD window (b)Amplitude Detector

FIR filter with fixed or programmable coefficients, since we know the amplitude of coefficients ahead, extra AD modules for coefficient monitoring are not needed.

When the amplitudes of input and coefficient are smaller than x_{th} and c_{th} respectively, the multiplier is turned off by setting signal [Fig. 3(a)] to “1”. Based on the simple circuit technique [11] in Fig. 4(b), the multiplier can be easily turned off and the output is forced to “0”. As shown in the figure, when the control signal $ctrl$ is “1”, since PMOS turns off and NMOS turns on, the gate output is forced to “0” regardless of input.

When x_n is “0”, the gate operates like standard gate. Only the first gate of the multiplier is modified and once this set to “1”, there is no switching activity in the following nodes and multiplier output is set to “0”. The area overheads of the proposed reconfigurable filter are flip-flops for signals, AD and $ctrl$ signal generator inside MCSD and the modified gates in Fig. 2(b) for turning off multipliers.

- problems,” in *Proc. IEEE Int. Symp. Circuits Syst.*, 2007, pp. 1097–1100.
- [4] J. Ludwig, H. Nawab, and A. P. Chandrakasan, “Low power digital filtering using approximate processing,” *IEEE J. Solid-State Circuits*, vol. 31, no. 3, pp. 395–400, Mar. 1996.
- [5] Sinha, A. Wang, and A. P. Chandrakasan, “Energy scalable system design,” *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 10, no. 2, pp. 135–145, Apr. 2002.
- [6] K.-H. Chen and T.-D. Chiueh, “A low-power digit-based reconfigurable FIR filter,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 8, pp.617-621,Dec 2006.
- [7] Mahesh and A. P. Vinod, “New reconfigurable architectures for implementing filters with low complexity,” *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 29, no. 2, pp. 275–288, Feb. 2010.
- [8] Z. Yu, M.-L. Yu, K. Azadet, and A. N. Wilson, Jr, “A low power FIR filter design technique using dynamic reduced signal representation,” in *Proc. Int. Symp. VLSI Tech., Syst., Appl.*, 2001, pp. 113–116.
- [9] K. Parhi, *VLSI Digital Signal Processing Systems: Design and Implementation*. New York:Wiley, 1999.