International Journal of Computer Applications Technology and Research Volume 5– Issue 6, 347 - 352, 2016, ISSN:- 2319–8656

# Design of High Speed Phase Frequency Detector in 0.18 µm CMOS Process for PLL Application

Prof. Abhinav V. Deshpande

Assistant Professor

Department of Electronics & Telecommunication Engineering

Prof. Ram Meghe Institute of Technology & Research, Badnera, Amravai-444701, Maharashtra India

### Abstract:

The Phase Frequency Detectors (PFD's) are proposed in this research paper by using the two different structures of D Flip-Flop that is the traditional D Flip-Flop and modified D Flip-Flop with a NAND gate which can overcome the speed and area limitations of the conventional PFD. Both of the PFD's use 20 transistors. The traditional PFD consumes 133.92  $\mu$ W power when operating at 40 MHz frequency with 1.8 Volts supply voltage whereas the modified PFD consumes 100.51  $\mu$ W power operating at 40 MHz frequency with 1.8 Volts supply voltage. The designs are implemented by using 0.18 meter CMOS process in Tanner 13.0v. These can be used in PLL for high speed applications.

**Keywords:** CMOS, Phase Locked Loop (PLL), D Flip-Flop, Phase Frequency Detector (PFD), NAND gate, Clock Signal

# **1. INTRODUCTION:**

PFD is one of the main blocks of the PL which is used in various applications such as Wireless Communication systems. Digital Circuits, Sensor Receivers etc. The implementation of a fully integrated, low power and high performance PLL significantly affect the overall system performance [1][2].

In the PLL, the Phase Frequency Detectors (PFD's) compares the rising edges of the reference clock and the voltage controlled oscillator (VCO) clock, and generates a lead signal when the reference phase is leading or a lag signal when the reference phase is lagging [2][3]. The phase difference which is detected in the PFD passes through the loop filter to control the VCO.As the phase difference critically affects the overall characteristics of the PLL such as the lock in time and jitter performance, the PFD should be designed in order to work accurately for any phase difference [1][2][4].

The design of PFD consists of two flip-flops and NAND gate to provide a reset path [3][4]. As shown in Figure 1, the D input of the flipflops is connected to high and the input signals are applied to the clock input. When one of the clock changes to high, this flip-flop will be charged and change its output to high [4][5]. The NAND gate is for preventing both the flipflops to be high at the same time. As we can see the inputs of the NAND gate are both Up and Down signal from both the flip-flops and the output of the NAND gate is connected to the

### International Journal of Computer Applications Technology and Research Volume 5– Issue 6, 347 - 352, 2016, ISSN:- 2319–8656

reset input of the flip-flops. As soon as both the outputs (Up and Down) are high the NAND gate will generate a high signal that will reset both flip-flops by avoiding the situation of both high at the same time [5][7].



Figure 1 Block Diagram of PFD

The following figures Figure 2 and Figure 3 shows the schematic diagram of traditional and the modified D Flip-Flop respectively which is used to design the architecture of traditional and modified PFD [6][7].



Figure 2 Schematic Diagram of Traditional D Flip-Flop



Figure 3 Schematic Diagram of Modified D Flip-Flop

# 2. TRADITIONAL PHASE FREQUENCY DETECTOR:

This research paper presents two PFD architectures having low area and can work on higher frequencies [7][8]. Figure 4 shows the Phase Frequency Detectors (PFD's by using NAND gate). The circuit consists of two resettable, edge triggered traditional D Flip-Flops with their D inputs tied to logic 1 [6][7]. The CLK1 and CLK serve as the clocks of the flip-flops. Suppose the rising edge of CLK1 leads that of CLK, then UPb goes to logic high. UPb keeps high until the rising edge of the CLK makes DNb on high level. Because UPb and DNb are NANDed, so RESET goes to logic high and resets the PFD into the initial state [6][7][8]. The schematic of NAND gate based PFD circuit consisting of only 20 transistors is as given in Figure 4.



### Figure 4 Schematic Diagram of Traditional PFD by using NAND Gates

# 3. MODIFIED PHASE FREQUENCY DETECTOR:

Figure 5 shows the phase frequency detector by using NAND gate. The circuit consists of two resettable, edges triggered D flip-flops with their D inputs tied to logic 1. The CLKREF and CLK serve as the clocks of the flip-flops. The UPb and DNb signals are given as input to the NAND gate. Suppose the rising edge of CLKREF leads that of CLK, then UPb goes to logic low i.e. Up keeps high until the rising edge of CLK makes DNb on low level [7][8]. Because UPb and DNb are NORed, so RESET goes to logic high and resets the PFD into the initial state. The circuit is implemented by using 0.18  $\mu$ m CMOS process in Tanner 13.0v with only 20 transistors.



#### Figure 5 Schematic Diagram of Modified PFD by using NAND Gates

# 4. SIMULATION AND RESULTS:

Both the PFD circuits are simulated on Tanner 13.0 at 1.8Volts in order to obtain the results

with the input frequency of 40 MHz [2][3][8]. The NAND gate based PFD circuit is simulated on Tanner 13.0 at 1.8 Volts in order to obtain the results with the input frequency of 40 MHz as shown in Figure 6.



#### Figure 6 Waveforms of NAND Gate-Based Traditional PFD

The NAND gate based modified PFD circuit is simulated on Tanner 13.0 at 1.8 Volts in order to obtain the results with the input frequency of 40 MHz as shown in Figure 7.



#### Figure 7 Waveforms of NAND Gate-Based Modified PFD

The two circuits can be simulated when the Free and Face have different frequencies [3][4][5]. Figure shows the waveform for NAND gate based PFD. The Up signal and the DN signal go high at the rising edge of Free and Face. When both Up and Dn signals become logic high the circuit is reset to the initial state. The pulse width of the UP and DN signal is proportional to the frequency difference between the two inputs [4][5][7].

# 5. PERFORMANCE AND COMPARISON:

Туре	Ope	No.	Powe	D	D
of	rati	of	r	el	ea
PFD	ng	Tran	Cons	ay	d
	Freq	sisto	umpti		Ζ
	uenc	rs	on		0
	у				ne
Trad	40	20	133.9	10	9
ition	MHz		1 μW	ns	ps
al					
PFD					
Mod	40	20	100.5	10	1
ified	MHz		1 μW	ns	ps
PFD					_

### 6. CONCLUSION:

This research paper presents two PFD designs which are implemented in the 0.18  $\mu$ m CMOS process. Both of the PFD consists of only 20 transistors and can operate up to 1 GHz frequency but the modified PFD preserves the main functionality of traditional PFD with low power consumption.. The dead zone of traditional PFD is 9 ps whereas for modified PFD is 6 ps. The performance of the two PFD's is compared against the traditional PFD in Table 1.

# 7. ACKNOWLEDGMENTS:

I am very much thankful to all of the staff members and the Head of Department, Electronics & Telecommunication Engineering, Prof. Ram Meghe Institute of Technology & Research, Badnera, Amravati-444701 for their kind support and co-operation in successful carrying out this research work. This research work was undertaken as a part of Technical Education Quality Improvement Program (TEQIP-2) in order to promote and facilitate the current and emerging trends in the field of Electronics & Telecommunication Engineering so that the new and young researchers working in the fields of research and development in Electronics Engineering domain should get the benefit of pursuing their main hobbies which are pertaining to the Embedded Systems platform and should try to learn the new skills and expertise in the particular field of Embedded Systems and Wireless Networks.

### 8. REFERENCES:

[1] Mohammad Zaher Al Sabbagh B. S., "0.18 μm Phase/Frequency Detector and Charge Pump Design for Digital Video Broadcasting for Handheld Phase Locked Loop Systems", THESIS, The Ohio State University, 2007.

[2] W. Hu et. al., "Fast Frequency Acquisition Phase Frequency Detector with Zero Blind Zones in PLL", In IEEE Electronics Letters, Volume 43, No. 19, September 2007.

[3] H. O. Johanson, "A Simple Precharged CMOS Phase Frequency Detector", In IEEE Journal of Solid State Circuits, Volume 33, No. 2, February 1998, pp. 295-299.

[4] W. H. Lee, J. D. Cho and S. D. Lee, "A High Speed and Low Power Phase-Frequency Detector and Charge-Pump", In Proceedings of Asia South Pacific Des. Autom., Conference, January 1999, Volume 1, pp. 269-272.

[5] W. H. Chen, M. E. Inerowicz and B. Jung, "Phase Frequency Detector with Minimal Blind Zone for Fast Frequency Acquisition", IEEE Transactions on Circuits and Systems-II:Express Briefs, Volume 57, No. 12, December 2010. International Journal of Computer Applications Technology and Research Volume 5– Issue 6, 347 - 352, 2016, ISSN:- 2319–8656

[6] N. M. Hammam Ismail and M. Othman, "CMOS Phase Frequency Detector for High Speed Applications", 978-1-4244-5750-2/10/2009 IEEE.

[7] B. Razavi, "Design of Analog CMOS Integrated Circuits", Prentice Hall, 1998.

[8] R. Jacob Baker, "CMOS Circuit Design, Layout and Simulation".